

UNITED STATES PATENT APPLICATION

FOR

NETWORK BASED INTRA-SYSTEM COMMUNICATIONS
ARCHITECTURE

Inventor: Anil Vasudevan

Prepared By:
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN
12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025-1026
(425) 827-8600

Attorney's Docket No.: 042390.P9018

"Express Mail" mailing label number: EL431687418US
Date of Deposit December 27, 2000

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Dominique Valentino
(Typed or printed name of person mailing paper or fee)

Dominique Valentino
(Signature of person mailing paper or fee)

12-27-00
(Date signed)

NETWORK BASED INTRA-SYSTEM COMMUNICATIONS ARCHITECTURE

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention generally concerns computer architectures, and in more particular concerns an architecture that provides intra-device interfacing via network-like messaging.

Background Information

10 A typical computer includes a main board or motherboard that includes one or more processors and provides various hardware interfaces for connecting peripheral devices to the motherboard. For example, personal computers (PCs) generally include a set of expansion "slots" into which peripheral cards can be inserted to provide certain
15 functions, such as video, network interfacing, modem, auxiliary disk control, etc. Under conventional architectures, communication between the processor and the peripheral cards is enabled through a communications bus, such as the PCI bus or ISA bus. Accordingly, software application programs can communicate with peripheral devices
20 through either direct system calls (e.g., direct writes or reads from memory) or through calls made to an operating system, which then will pass or retrieve the desired data either directly or through a device driver.

There are several problems with the conventional architecture. For

example, some multiprocessor computer architectures do not enable peripheral devices to be shared between the processors, in a manner that scales across computers. Other multiprocessor architectures that allow such sharing present bus contention problems that may restrict access to

5 the peripheral devices. Another problem with conventional architectures, such as the PCI bus, is that the bus speeds are insufficient to take advantage of higher-bandwidth communication links (e.g., present Gigabit/sec Ethernet networks and future 10 Gigabit/sec networks.

Another problem is security; configuration information can often be

10 easily changed such by unauthorized users that the resource conflicts or other problems arise. For example, conventional bus architectures do not have any built-in security measures. As a result, unauthorized users may delete or corrupt bus and/or resource configuration information. This problem is exacerbated by today's distributed environment, wherein

15 changes on one machine may adversely effect other machines connected to the network.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when
5 taken in conjunction with the accompanying drawings, wherein:

FIGURE 1 is a schematic block diagram showing a high-level view of an exemplary hardware and software architecture embodiment of the present invention;

FIGURE 2 is a schematic diagram illustrating an exemplary
10 configuration of the architectural scheme of FIGURE 1;

FIGURE 3 is a flow chart illustrating the logic used by the invention to enable communication between a processor and a peripheral device;
and

FIGURE 4 is a flow chart illustrating the logic used by the invention
15 to enable communication between an application and a peripheral device.

DETAILED DESCRIPTION

The present invention provides an architecture scheme that enables communication between application programs and internal peripheral devices through use of network-like messaging. Through application of both software and hardware interfaces, an application and a peripheral device are enabled to establish a connection using standard network protocols and communication standards, such as TCP/IP over an Ethernet.

FIGURE 1 illustrates an exemplary architecture 10 embodiment of the present invention. Architecture 10 is divided into two portions: a software (SW) portion 12 depicted in the upper half of FIGURE 1 and a hardware (HW) portion 14 depicted in the lower half of the Figure, with each portion being logically separated by a line 16.

Software portion 12 comprises three layers, including an application layer 18, as depicted by an application, a socket API (application program interface) layer 20, and a network interfaces abstraction layer 22, also referred to herein as a data link layer.

Application layer 18 may optionally include an operating system 19. Application programs running in application layer 18 are enabled to access various hardware devices through use of socket API's corresponding to those devices operating in socket API layer 20 (as depicted by a video subsystem socket API 24, a external network socket

API 26, and an storage subsystem API 28), and logical to physical device interface mapping provided by network interface abstraction layer 22.

Hardware layer 14 includes a CPU 30, a video subsystem 32, a memory subsystem 34, a network subsystem 36, a storage subsystem 38, and other peripheral subsystems 40. As used herein, the function of each subsystem may typically be performed by a corresponding "peripheral device." The subsystems are connected to CPU 30 via respective network interfaces (I/F) 42, 44, 46, 48, and 50, each of which is connected to a network 52. In addition, CPU 30 may be connected to an external network 56 via network subsystem 36, an external network interface 58, and network interface 46.

Each of network interfaces 42, 44, 46, 48, and 50 may reside on the same board or within the same device housing as their corresponding subsystem or peripheral device, or may be disposed apart from their corresponding subsystem, with a communications link between the two. For example, FIGURE 2 illustrates an exemplary configuration 60 in which a plurality of peripheral cards are disposed within a computer housing 62 and linked in communication to a CPU 30 and network interface 31 via an internal communication link 66 and/or a network bus 67. CPU 30 and network interface 31 are mounted on a mainboard 63 that further includes memory 64 and a plurality of expansion slots 65. The peripheral cards include a network card 68, a video card 70, a memory card 72, a SCSI

controller card 74, and a modem card 76. Each of the peripheral cards may also include a respective network interface, as depicted by network interfaces 78, 80, 82, 84, and 86, or such network interfaces may be built into mainboard 64 in proximity to one or more of the expansion slots used
5 to connect a peripheral card to the mainboard. Each of the network interfaces includes a network port that provides a physical input point for connecting the network interface to a network.

Some or all of the cards may be connected to communications link 66 via a respective network connector using standard network
10 cabling. Optionally, some or all of the cards may be connected via a standard or auxiliary edge connector and corresponding slot 65 to network bus 67.

As discussed above, in some instances it may be desired to connect to one or more peripheral devices that are located outside of the
15 computer, such as an external peripheral device 88. This can be accomplished in a similar manner as internal peripheral devices by implementing an appropriate network interface for the external peripheral device, as exemplified by a network interface 89.

Communications link 66 and network bus 67 preferably are
20 implemented using a network communications standard. For example, communications link 66 or network bus 67 may comprise an Ethernet subnet, a token ring, or an FDDI (Fiber Distributed Data Interface) subnet.

Applicable standards for Ethernet systems are provided by the IEEE 802.3 standards group. Preferably, an Ethernet implementation will support the Gigabit Ethernet standard (1000 Base x), although the Fast Ethernet standard (100 BaseT) may also be used

5 One advantage with architecture 10 is that it is easily scalable. For example, the scheme may be used to enable a plurality of processors to share peripheral devices. This is depicted in FIGURE 2 by a second CPU 30' and a corresponding network interface 31'. By enabling communication with peripheral devices using a network protocol, bus
10 contention issues that are often present with multiprocessor machines are avoided.

A flowchart illustrating the logic used by the invention in providing communication between a processor and a peripheral device is shown in FIGURE 3. The process starts by creating a socket for each of the
15 processor(s) and the peripheral device that is desired to be communicated with, which are respectively provided by blocks 90 and 92. A socket is a software entity that provides the basic building block for interprocess communications, and functions as an endpoint of communication between processes. For example, for IPX addresses, a fully named pair of sockets
20 uniquely identify a connection between two communicating sides:

<<network.node.port> <network.node.port>>

wherein *network* is the four-byte network address, *node* is the six-byte card address, and *port* is two bytes identifying the program or process. Accordingly, creating a socket binds an object (i.e., the processor or peripheral device) to an address that is used for

5 communicating with the object. These addresses enable objects connected to the network to be referenced as network "nodes."

Sockets may generally be created via operating system 19 and/or communication drivers for processor and any peripheral devices that are to be accessed via the internal network in the system. In addition, some

10 peripheral devices may automatically create a socket when they are initially powered up.

In a block 94, a connection is established between the processor and the peripheral device using an appropriate network transmission protocol, such as TCP/IP or UDP, or any other standard network

15 transmission protocols, each of which are well-known in the art. Once a connection has been established, messages can be sent between the processor and the peripheral device using the selected network transmission protocol.

Another advantage of the present architecture is that built-in

20 network facilities, such as security measures, may be used without requiring such facilities to be built into applications or into the peripheral devices themselves. Accordingly, such network security measures may

optionally be applied to the connection, as provided by a block 98. At the conclusion of the communication between the processor and the peripheral device the channel preferably is closed in a block 100.

With reference to FIGURE 4 an application program may access a
5 peripheral device in the following manner. The application begins the process by opening sockets corresponding to the processor and the peripheral device the application desires to access in a block 110 (at this point sockets for the processor and the peripheral device have already been created). A connection between the application and the peripheral
10 device is then established in a block 102. In a block 114 the application sends a message via the socket to network interface abstraction layer 22. The network interface abstraction layer or network interface 31 packetizes the message for an appropriate network protocol, such as TCP/IP or UDP, as provided by a block 116. The message packets are then sent out and
15 routed over the internal network to the peripheral device in a block 118. Next, in a block 120, the packets are extracted by the network interface corresponding to the peripheral device, and reassembled, as necessary. The message can then be processed by the peripheral device to perform a desired function, as provided by a block 122. For example, the
20 message may tell a video subsystem to draw a rectangle on a display. At this point, the process may be complete. Optionally, the peripheral device may send back data and/or a feedback message via the internal network

to the application in a block 124.

The above description of illustrated embodiments of the invention is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific embodiments of, and examples for, the
5 invention are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize. Accordingly, it is not intended that the scope of the invention in any way be limited by the above description, but instead be determined entirely by reference to the claims that follow.